/ZAP

ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU.
processor pipeline mmu writeback-cache arm verilog cpu rtl cache zap
  1. Verilog 84.3%
  2. SystemVerilog 3.6%
  3. Assembly 3.4%
  4. Coq 2.6%
  5. TeX 2.2%
  6. Perl 2.0%
  7. Other 1.9%
Switch branches/tags
Nothing to show
Find file
Clone or download

Clone with HTTPS

Use Git or checkout with SVN using the web URL.

Download ZIP

Launching GitHub Desktop...

If nothing happens, download GitHub Desktop and try again.

Launching GitHub Desktop...

If nothing happens, download GitHub Desktop and try again.

Launching Xcode...

If nothing happens, download Xcode and try again.

Launching Visual Studio...

If nothing happens, download the GitHub extension for Visual Studio and try again.

Cannot retrieve the latest commit at this time.
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
doc commit Dec 13, 2018
src Add 1K delay between bytes Dec 15, 2018
.gitattributes :neckbeard: Added .gitattributes & .gitignore files Aug 29, 2016
.gitignore commit Dec 13, 2018
LICENSE.md Create LICENSE.md Apr 24, 2017
README.md Updated Readme Dec 12, 2018
makefile Minor bug fixes Dec 12, 2018

README.md

ZAP : An ARMv4T compatible core with cache and MMU

Author : Revanth Kamaraj (revanth91kamaraj@gmail.com)

License : GPL v2

Description

ZAP is a pipelined ARM processor core that can execute the ARMv4T instruction set. It is equipped with ARMv4 compatible split writeback caches and memory management capabilities. The processor core uses a 10 stage pipeline.

Current Status

Experimental.

Bugs and Known Issues

  • Issues with the compressed instruction format.
  • SWAP does not bypass cache.

Bus Interface

Wishbone B3 compatible 32-bit bus.

Documentation

Please see the PDF file at doc/ZAP_PROCESSOR_CORE_DATASHEET.pdf

Pre-Requisites

  • Linux based machine.
  • ARM baremetal GCC tools.
  • Icarus Verilog 10.0 or higher.
  • Make utility.

Features

  • Fully synthesizable Verilog-2001 core.
  • Store buffer for improved performance.
  • Can execute ARMv4T code. Note that compressed instruction support is experimental.
  • Wishbone B3 compatible interface. Cache unit supports burst access.
  • 10-stage pipeline design. Pipeline has bypass network to resolve dependencies.
  • 2 write ports for the register file to allow LDR/STR with writeback to execute as a single instruction.
  • Branch prediction supported.
  • Split I and D writeback cache (Size can be configured using parameters).
  • Split I and D MMUs (TLB size can be configured using parameters).
  • Base restored abort model to simplify data abort handling.

License

               (C) 2016-2018 Revanth Kamaraj.                        
                                                                     
               This program is free software; you can redistribute it and/or           
               modify it under the terms of the GNU General Public License             
               as published by the Free Software Foundation; either version 2          
               of the License, or (at your option) any later version.                  
                                                                                       
               This program is distributed in the hope that it will be useful,         
               but WITHOUT ANY WARRANTY; without even the implied warranty of          
               MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the           
               GNU General Public License for more details.                            
                                                                                       
               You should have received a copy of the GNU General Public License       
               along with this program; if not, write to the Free Software             
               Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA           
               02110-1301, USA.