Here are
27 public repositories
matching this topic...
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
QKeras: a quantization deep learning library for Tensorflow Keras
-
Updated
Sep 12, 2020
-
Python
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
-
Updated
Apr 22, 2019
-
Jupyter Notebook
Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.
-
Updated
Jun 27, 2018
-
Objective-C
Small-scale Tensor Processing Unit built on an FPGA
-
Updated
Aug 4, 2019
-
Verilog
OPAE porting to Xilinx FPGA devices.
Lenet for MNIST handwritten digit recognition using Vivado hls tool
-
Updated
Jul 22, 2020
-
Objective-C
Hardware-accelerated sorting algorithm
Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
-
Updated
Dec 11, 2018
-
Assembly
Visual System Integrator - Accelerate your embedded development
-
Updated
Jun 18, 2018
-
Python
This project implements a convolution kernel based on vivado HLS on zcu104
TCP/IP and UDP/IP protocol stack off-loading
-
Updated
Aug 9, 2020
-
Verilog
Co-processor for whole genome alignment
-
Updated
Jun 6, 2020
-
Verilog
CNN Accelerator based on OpenCL Framework implemented on Intel DE10 Nano FPGA Board for image classification.
-
Updated
Jul 29, 2020
-
Objective-C
-
Updated
Dec 8, 2019
-
Verilog
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
-
Updated
May 20, 2020
-
Verilog
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Janus astrophysics Simulator implemented on ZU19EG Ultrascale+
-
Updated
Mar 12, 2018
-
LLVM
This repository contains detailed notes of all chapters and all three projects completed in Intel-Edge-AI NanoDegree.
-
Updated
Jul 30, 2020
-
Jupyter Notebook
Janus Algorithm in C++ version without FPGA acceleration.
A FPGA Based Square Root Approximation Coprocessor
-
Updated
Jul 13, 2020
-
VHDL
TURBOdeb #xohw19-157 #TuringBombe #Enigma
Network Packet classification on FPGA
-
Updated
May 11, 2020
-
Verilog
Improve this page
Add a description, image, and links to the
fpga-accelerator
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
fpga-accelerator
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.
You signed in with another tab or window. Reload to refresh your session.
You signed out in another tab or window. Reload to refresh your session.