#
chisel3
Here are 64 public repositories matching this topic...
Open-source high-performance RISC-V processor
-
Updated
Jul 24, 2021 - Scala
Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions
-
Updated
Jun 25, 2020 - Scala
Provides dot visualizations of chisel/firrtl circuits
-
Updated
May 28, 2021 - Scala
vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
-
Updated
Apr 6, 2020 - Scala
Quasar 2.0: Chisel equivalent of SweRV-EL2
scala
processor
chisel
riscv
rtl
chisel3
open-source-hardware
verilator
asic-verification
axi4
ahb-lite
asic-design
swerv
swerv-el2
-
Updated
Apr 13, 2021 - Scala
『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
-
Updated
Jul 30, 2019 - Scala
A caravan equipped with API for creating bus protocols in Chisel with ease.
-
Updated
Jul 13, 2021 - Scala
A configurable processing element for deep neural network accelerators
-
Updated
Sep 22, 2018 - Scala
A Scala w/ Chisel based implementation of a processing engine generator for neural network accelerators.
-
Updated
Aug 16, 2018 - Jupyter Notebook
A soft GPU prototype in Chisel 3 [CHL1000]
-
Updated
Jun 20, 2021 - Scala
Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)
-
Updated
Dec 16, 2019 - Scala
Systolic-array based Deep Learning Accelerator generator
-
Updated
Dec 11, 2020 - Verilog
Brainfxxk Processor written Scala(Chisel)
-
Updated
Mar 25, 2019 - Verilog
A chisel3 wrapper for pulp-platform/fpnew
-
Updated
Apr 10, 2020 - SystemVerilog
Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"
-
Updated
Jul 30, 2019 - Scala
This repository contains the 5 stage pipelined CPU implemented on the RISC-V ISA and Chisel hardware construction language (HDL)
-
Updated
Jun 8, 2021 - Scala
-
Updated
Nov 21, 2018 - Verilog
Constraint Random Verification For Chisel3
-
Updated
Jan 3, 2021 - Scala
Improve this page
Add a description, image, and links to the chisel3 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the chisel3 topic, visit your repo's landing page and select "manage topics."
Type of issue: other enhancement
Impact: no functional change
Development Phase: request
Other information
This is more a meta-issue mostly related to the beginners user experience. I think most of these issues are not done by more experienced devs.
If the current behavior is a bug, please provide the steps to reproduce the problem: