hardware-description-language

Using HDL, from Boolean algebra and elementary logic gates to building a Central Processing Unit, a memory system, and a hardware platform, leading up to a 16-bit general-purpose computer. Then, implementing the modern software hierarchy designed to enable the translation and execution of object-based, high-level languages on a bare-bone computer hardware platform; Including Virtual machine,Compiler and Operating system.

cpu compiler virtual-machine assembler operating-system nand2tetris computer-architecture nand machine-language hardware-description-language arithmetic-logic-unit

Updated Oct 2, 2020
Python

asyncvlsi / act

Star

ACT hardware description language and core tools.

language eda circuit-simulator cad dataflow chp dataflow-programming prs hdl vlsi hardware-description-language production-rules design-automation asynchronous-circuits vlsi-cad asynchronous-vlsi communicating-hardware-processes

Updated Jul 30, 2021
C++

drom / reqack

Star

🔁 elastic circuit toolchain

verilog hdl hacktoberfest hardware-description-language

Updated May 8, 2021
JavaScript

GSimas / INE5406

Star

📚Repositório da Disciplina INE5406 - Sistemas Digitais

design automation fpga vhdl eda circuits electronic rtl sistemas electrical-engineering ufsc digitais digital-systems quartus hardware-description-language ine5406

Updated Jun 21, 2018
HTML

SystemRDL / PeakRDL

Star

SystemRDL command-line control/status register compiler toolchain

asic fpga eda command-line-tool registers register-descriptions systemrdl-compiler hardware-description-language

Updated May 18, 2020
Python

JeffDeCola / my-systemverilog-examples

Star

A place to keep my synthesizable SystemVerilog code snippets and examples.

simulator asic fpga hardware waveform verilog xilinx vivado systemverilog gtkwave hdl iverilog hardware-description-language verilog-simulator asic-design synthesize hardware-architecture

Updated May 13, 2021
Verilog

estradjm / Code-Portfolio

Star

Code Portfolio -- Collection of Interesting CS and ECE Projects in different languages (C, C++, Python, CPU & GPU Parallel Paradigms, MATLAB, and VHDL) and target hardware with technical reports, and my Vim Config

python portfolio machine-learning cryptography networking matlab vhdl vim-configuration video-game image-processing data-structures biometrics digital-communication digital-signal-processing information-security classwork exploiting-vulnerabilities parallel-programming hardware-description-language gpu-programming

Updated Nov 24, 2020
C

lazyoracle / vhdl-processor

Star

An 8-bit processor in VHDL based on a simple instruction set

processor-architecture fpga processor vhdl verilog vivado hardware-designs hdl xilinx-fpga processor-simulator hardware-description-language digital-electronics altera-fpga processor-design

Updated Mar 7, 2019
VHDL

tharunchitipolu / Dadda-Multiplier-using-CSA

Star

Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.

rtl verilog fulladder vlsi multiplier hardware-description-language wallace vlsi-design vlsi-project dadda-tree carry-save-adder fast-multiplication dadda-multiplier tree-multipliers

Updated May 31, 2021
Verilog

jpt13653903 / ALCHA

Star

A New Programming Language for FPGA Projects

programming-language fpga hardware-description-language

Updated May 9, 2021
C++

Daymorelah / vendingMachine

Star

A simple VHDL code that describes the hardware needed to implement a vending machine

finite-state-machine vending-machine hardware-description-language vhdl-code

Updated Nov 1, 2017
VHDL

Eforen / FlowHS

Star

Flow Based Hardware Simulator

hsl computer-engineering flow-based-programming hardware-designs hardware-description-language

Updated Jan 27, 2021
JavaScript

gergoerdi / retroclash-lib

Star

Library code for upcoming RetroClash book

fpga clash vga hardware-description-language uart-controller keypad-matrix seven-segment-display

Updated Jul 13, 2021
Haskell

gholomia / Freeman

Star

The digital design of computer systems course project, named freeman with respect to the Ross Freeman, the inventor of FPGA, under supervision of Dr. M. Saheb Zamani.

fpga hardware vhdl coursework hdl hardware-description-language field-programmable-gate-array