#

fpga-accelerator

Here are 34 public repositories matching this topic...

doonny / PipeCNN

Star

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

deep-neural-networks fpga deep-learning hls hardware opencl altera-opencl-sdk fpga-accelerator

Updated Mar 23, 2021
C

google / qkeras

Star

QKeras: a quantization deep learning library for Tensorflow Keras

machine-learning fpga deep-learning tensorflow accelerator keras quantization hardware-acceleration fpga-accelerator quantized-neural-networks asic-design quantized-networks

Updated Jul 22, 2021
Python

jofrfu / tinyTPU

Star

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Updated Jan 5, 2019
VHDL

hsharma35 / dnnweaver2

Star

Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.

deep-neural-networks fpga fpga-accelerator

Updated Apr 22, 2019
Jupyter Notebook

Er1cZ / Deploying_CNN_on_FPGA_using_OpenCL

Star

Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.

opencl fpga-accelerator cnn-classification

Updated Jun 27, 2018
Objective-C

cameronshinn / tiny-tpu

Star

Small-scale Tensor Processing Unit built on an FPGA

fpga neural-network convolutional-neural-networks fpga-accelerator tpu tpu-acceleration

Updated Aug 4, 2019
Verilog

tirumalnaidu / opencl-cnn-accelerator

Star

OpenCL based CNN Accelerator on Intel DE10 Nano FPGA.

fpga opencl altera-opencl-sdk fpga-accelerator darknet-image-classification de10-nano cnn-acceleration neural-network-accelerator intel-fpga-opencl

Updated Jun 8, 2021
Objective-C

opae-xilinx

RSPwFPGAs / opae-xilinx

Star

OPAE porting to Xilinx FPGA devices.

fpga xilinx pcie fpga-accelerator axi partial-reconfiguration opae platform-reuse

Updated Aug 5, 2020
Coq

FloyedShen / mnist_hls

Star

Lenet for MNIST handwritten digit recognition using Vivado hls tool

zynq hls vivado zedboard fpga-accelerator vivado-hls mnist-hls

Updated Jul 22, 2020
Objective-C

lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS

Star

This project implements a convolution kernel based on vivado HLS on zcu104

hls convolution fpga-accelerator vivado-hls

Updated Mar 15, 2020
C++

mmattioli / hardware-sort

Star

Hardware-accelerated sorting algorithm

fpga hardware-acceleration sorting-algorithm fpga-accelerator

Updated May 4, 2020
VHDL

leos313 / DOOM_FPGA

Star

Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs

linux fpga doom accelerate vivado fpga-soc-linux fpga-game hardware-acceleration mpsoc fpga-accelerator 3d-video-game chocolate-doom heterogeneous-reconfigurable-mpsocs

Updated Jun 4, 2020
C

gsneha26 / Darwin-WGA

Star

Co-processor for whole genome alignment

tbb fpga-accelerator aws-f1 whole-genome-alignment

Updated Jun 6, 2020
Verilog

doctor3w / HLS-Cryptography-Accelerator

Star

A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer

fpga-accelerator high-level-synthesis

Updated Dec 11, 2018
Assembly

systemviewinc / visual-system-integrator

Star

Visual System Integrator - Accelerate your embedded development

Updated Jun 18, 2018
Python

akzare / HardORB

Star

TCP/IP and UDP/IP protocol stack off-loading

fpga-accelerator tcpip-offloading soc-verification

Updated Aug 9, 2020
Verilog

hibagus / 64pointFFTProcessor

Star

Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.

signal-processing fast-fourier-transform digital-signal-processing vlsi-physical-design fpga-accelerator vlsi-design vlsi-project

Updated May 20, 2020
Verilog

twosixlabs / ultrazed_dev

Star

UltraZed Development

zynq high-performance-computing fpga-soc-linux hardware-acceleration zedboard fpga-accelerator

Updated Mar 16, 2018
C

erictaur / Large-Scale-Reconfigurable-Neuromorphic-Architecture

Star

FPGA based design

fpga verilog fpga-accelerator

Updated Oct 31, 2020
Verilog

Thesis

TFotakis / Thesis

Star

Analysis and design methodology of convolutional neural networks mapping on reconfigurable logic

python fpga deep-learning neural-network algorithms matlab cnn pytorch xilinx alexnet convolutional-neural-networks vivado hardware-acceleration diploma-thesis fpga-accelerator vivado-hls pytorch-cnn vitis

Updated Dec 1, 2020
Tcl

AnshuTrivedi / Intel-Edge-AI-for-IoT-Developers-Nanodegree-Program

Star

This repository contains detailed notes of all chapters and all three projects completed in Intel-Edge-AI NanoDegree.

gpu-acceleration vpu fpga-accelerator myriad modelcompression edge-ai openvino-toolkit

Updated Mar 12, 2021
Jupyter Notebook

ieee820 / PipeCNN

Star

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

fpga fpga-accelerator

Updated Mar 11, 2019
C++

lirui-shanghaitech / CNN-Accelerator-VLSI

Star

Convolutional accelerator kernel, target ASIC & FPGA

fpga accelerator cnn fpga-accelerator asic-design

Updated Jun 21, 2021
Verilog

TurtleTaco / Janus-Simulation

Star

Janus astrophysics Simulator implemented on ZU19EG Ultrascale+

astrophysics xilinx-fpga fpga-accelerator

Updated Mar 12, 2018
LLVM

pedrovt / cr-square-root-cop

Star

A FPGA Based Square Root Approximation Coprocessor

fpga vhdl xilinx fpga-soc fpga-accelerator nexys4 square-root

Updated Jul 13, 2020
VHDL

mpdg837 / ProjektSYCYF

Star

Projekt zaliczeniowy w ramach przedmiotu "Systemy Cyfrowe". Projekt miał na celu stworzenie układu DSP do pomiaru odległości za pomocą odbitego światła lasera. Wykonano układ który można finalnie uruchomić na płytce Cyclone IV Altera (model EP4CE6E22), który można sterować bezpośrednio na płytce. Objaśnienie projektu znajduje się w załączonym do repozytorium raporcie

fpga fpga-accelerator fpga-board fpga-programming

Updated Jun 22, 2021
Stata

dpretet / bster

Star

Implementation of a binary search tree algorithm in a FPGA/ASIC IP

asic fpga ip verilog binary-tree systemverilog binary-trees bst fpga-accelerator bstree asic-design svut

Updated Mar 29, 2021
SystemVerilog

TurtleTaco / Janus-C-Plus-Plus

Star

Janus Algorithm in C++ version without FPGA acceleration.

xilinx-fpga fpga-accelerator

Updated Mar 12, 2018
Ada

max-exner / TURBOdeb

Star

TURBOdeb #xohw19-157 #TuringBombe #Enigma

encryption fpga architecture enigma fpga-accelerator turing-bombe

Updated Nov 9, 2019
Coq

hajin-kim / FPGA_AXI_and_VHDL

Star

Undergraduate internship Dec. 2020 ~ Feb. 2021

cpu fpga vhdl low-level fpga-accelerator fpga-programming

Updated Mar 1, 2021
VHDL

Improve this page

Add a description, image, and links to the fpga-accelerator topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fpga-accelerator topic, visit your repo's landing page and select "manage topics."