-
Updated
Feb 23, 2022 - Python
verilog
Here are 2,487 public repositories matching this topic...
I observed in Logisim-Evolution 3.7.1 that once the zoom factor for the gui is set manually, there is no possibility to set it back to auto. Maybe a reset button in the preferences window could be inserted.
-
Updated
Mar 24, 2021 - Verilog
-
Updated
Dec 12, 2021 - C
-
Updated
Mar 4, 2022 - Haskell
Thanks for taking the time to report this.
What would you like added/supported?
// File: dly_warning.sv
// verilator lint_off ASSIGNDLY
module dly_warning (
input logic a_in,
input logic [2:0] delaycw,
output logic a_out
);
timeunit 1ns;
timeprecision 1ns;
time dly;
assign dly = 5 * delaycw;
assign #dly a_out = a_in; // Warning ASS
#23 was closed, and a follow on action was to document how to configure the cocotb logger to separate it and the simulator stdout.
-
Updated
Mar 3, 2022 - Verilog
-
Updated
Feb 15, 2022 - JavaScript
-
Updated
Jan 31, 2022 - Verilog
Tuo Xie requested the ability to visualize clocking (pins & wires I believe). We should make it easier to visualize subsets of the device routing resource and types of routing nets.
Proposed Behaviour
Add filtering to the rr_nodes displayed (ToggleRR), and to the nets displayed (ToggleNets). I think we should have an option to filter what is shown by node type, node name (segment or pin t
-
Updated
Jan 3, 2022
-
Updated
Mar 5, 2022 - Verilog
-
Updated
Feb 20, 2022 - Verilog
Improve this page
Add a description, image, and links to the verilog topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilog topic, visit your repo's landing page and select "manage topics."
Type of issue: documentation